S70KS1282GABHV020

Mouser No:

727-S70KS1282GABHV20

Mfr. No:

S70KS1282GABHV020

Mfr.:

Infineon Technologies

Description:

DRAM SPCM

Lifecycle:

End of Life:

Scheduled for obsolescence and will be discontinued by the manufacturer.

Datasheet:

S70KS1282GABHV020 Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Delivery Restriction:

Mouser does not sell this product in your region.

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	Infineon
Product Category:	DRAM
Delivery Restriction:	Mouser does not sell this product in your region.
RoHS:
Type:	HyperRAM
Memory Size:	128 Mbit
Data Bus Width:	8 bit
Maximum Clock Frequency:	200 MHz
Organisation:	16 M x 8
Access Time:	35 ns
Supply Voltage - Min:	1.7 V
Supply Voltage - Max:	2 V
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 105 C
Packaging:	Tray
Brand:	Infineon Technologies
Moisture Sensitive:	Yes
Mounting Style:	SMD/SMT
Product Type:	DRAM
Factory Pack Quantity:	338
Subcategory:	Memory & Data Storage
Supply Current - Max:	60 mA

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

S70KS1282GABHV020 Datasheet (PDF)

EOL

Product Discontinuation Notification 2026-9-25 (PDF)

This functionality requires JavaScript to be enabled.

Compliance Codes

CNHTS:: 8542329010
USHTS:: 8542320002
ECCN:: 3A991.b.2.a

Origin Classifications

Country of Origin:: Taiwan, China
Assembly Country of Origin:: Thailand
Country of Diffusion:: Taiwan, China

The country is subject to change at the time of shipment.

S70KL1282 & S70KL1283 Interface HyperRAMs

Infineon Technologies S70KL1282 and S70KL1283 Interface HyperRAMs are high-speed CMOS, self-refresh DRAMs with HYPERBUS™ interfaces. The DRAM array uses dynamic cells that require a periodic refresh. Refresh control logic within the device manages the refresh operations on the DRAM array when the memory is not being actively read or written by the HYPERBUS interface master (host). Since the host is not required to manage any refresh operations, the DRAM array appears to the host as though the memory uses static cells that retain data without refresh. The memory is more accurately described as Pseudo-Static RAM (PSRAM).