MAXREFDES34#

影像僅供參考
請參閱產品規格

Mouser 編號：

700-MAXREFDES34#

製造商編號：

MAXREFDES34#

製造商：

Analog Devices / Maxim Integrated

說明：

安全 / 認證開發工具 Alcatraz - 1-Wire SHA-256 IP security sy

規格書:

MAXREFDES34# 規格書

更多資訊

瞭解更多關於Analog Devices / Maxim Integrated MAXREFDES34#的資訊

航運提示：

Mouser目前不在您的地區出售本產品。

供貨情況

庫存：: 發生意外錯誤了。請稍後再試。

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

商品屬性	屬性值	選擇屬性
製造商:	Analog Devices Inc.
產品類型:	安全 / 認證開發工具
付運限制：	Mouser目前不在您的地區出售本產品。
RoHS:
產品:	Reference Design Boards
評估工具:	DS28E15
接口類型:	1-Wire
封裝:	Bulk
品牌:	Analog Devices / Maxim Integrated
描述/功能:	Secure Authentication Reference Design
用於:	DS28E15
產品類型:	Security / Authentication Development Tools
系列:	MAXREFDES
原廠包裝數量:	1
子類別:	Development Tools
零件號別名:	MAXREFDES

找到產品:

若要顯示類似商品，請選取至少一個核選方塊

至少選中以上一個核取方塊以顯示在此類別中類似的產品。

所選屬性: 0

篩選文檔:

規格書

MAXREFDES34# 規格書

RoHS Certificate (PDF)

CNHTS:: 8543709990
CAHTS:: 8473302000
USHTS:: 8473301180
JPHTS:: 8536410002
TARIC:: 8536411090
MXHTS:: 8473300401
BRHTS:: 85364100
ECCN:: EAR99

MAXREFDES Reference Designs

Analog Devices Inc. MAXREFDES Reference Designs accelerate designs with specific examples of high-performance Maxim products in actual circuits. These reference designs include design implementations from single parts to subsystems, all the way up to full system designs. Each design has been built and tested. These are offered in analog front end (AFE), output isolated power supplies, sensors and various other reference designs that allow engineers to implement various Maxim devices into their applications.

MAXREFDES34 Alcatraz Reference Design

Analog Devices Inc. MAXREFDES34 Alcatraz Reference Design is a subsystem that provides a reference design for securing Xilinx FPGAs to protect IP and prevent attached peripheral counterfeiting. The system implements a SHA-256 challenge-response between the FPGA and a DS28E15 secure authenticator. The DS28E15 communicates over the single-contact 1-Wire® bus, reducing the number of pins necessary to carry out the solution. The reference code defines a combined SHA-256 processor and 1-Wire Master of the host FPGA.