ADC32J44IRGZR

Texas Instruments
595-ADC32J44IRGZR
ADC32J44IRGZR

製造商:

說明:
類比數位轉換器 - ADC Dual-Channel 14-Bit 125-MSPS Analog-to A A 595-ADC32J44IRGZT

ECAD模型:
下載免費的庫載入器,為ECAD工具轉換此文件。瞭解更多關於 ECAD 型號的資訊。

供貨情況

庫存:
暫無庫存
工廠前置作業時間:
18 週 工廠預計生產時間。
最少: 2500   多個: 2500
單價:
HK$-.--
總價:
HK$-.--
估計關稅:
此產品免費航運

Pricing (HKD)

數量 單價
總價
完整捲(訂購多個2500)
HK$331.84 HK$829,600.00
5,000 報價

商品屬性 屬性值 選擇屬性
Texas Instruments
產品類型: 類比數位轉換器 - ADC
RoHS:  
ADC32J44
SMD/SMT
VQFN-48
- 40 C
+ 85 C
Reel
品牌: Texas Instruments
ENOB - 有效位數: 11.9 Bit
特徵: Low Power
濕度敏感: Yes
功率消耗: 401 mW
產品類型: ADCs - Analog to Digital Converters
SFDR - 無雜波動態範圍 : 90 dB
SINAD - 訊號對雜訊和失真比率: 72.9 dB
原廠包裝數量: 2500
子類別: Data Converter ICs
每件重量: 138 mg
找到產品:
若要顯示類似商品,請選取至少一個核選方塊
至少選中以上一個核取方塊以顯示在此類別中類似的產品。
所選屬性: 0

此功能需要啟用JavaScript。

CNHTS:
8542319000
CAHTS:
8542390000
USHTS:
8542390030
JPHTS:
854239099
TARIC:
8542399000
MXHTS:
8542399999
ECCN:
3A991.c.3

ADC3xJxx高速模擬至數位轉換器

Texas Instruments ADC3xJxx High Speed Analog-to-Digital Converters (ADCs) feature the industry's lowest-power 25 to 160MSPS analog-to-digital converters. The ADC3xJxx provides flexibility and scalability with 12 and 14-bit, 2 and 4-channel. These also include JESD204B and LVDS options, ranging from 50 - 200mw per channel. The JESD204B serial interface provides board area, FPGA/ASIC pin-count and latency improvements over traditional LVDS and CMOS interfaces. TI also offers JESD204B ADCs, DACs, clock ICs and development tools that enable quick evaluation, design and implementation of designs utilizing the JESD204B interface.
Learn More

ADC32J4x 14位元類比至數碼轉換器(ADC)

Texas Instruments ADC32J4x 14-Bit Analog-to-Digital Converters (ADCs) are a high-linearity, ultra-low power, dual-channel, 50MSPS to 160MSPS, ADC family. These devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design. The devices support JESD204B interfaces in order to reduce the number of interface lines. This also allows for high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock that is used to serialize the 14-bit data from each channel. The devices support subclass 1 with interface speeds up to 3.2Gbps.
Learn More