似乎你已停用瀏覽器的JavaScript。除非你登入，否則此頁面上的某些功能將無法使用。

SWR-QII-SEPARATION

Name: Altera SWR-QII-SEPARATION
Brand: Altera
SKU: 989-SWRQIISEPARATION
Price: 41100 HKD
Availability: OutOfStock

影像僅供參考
請參閱產品規格

Mouser 編號：

989-SWRQIISEPARATION

製造商編號：

SWR-QII-SEPARATION

製造商：

Altera

說明：

開發軟體 Quartus II Software Renewal - Renew the design separation feature for one year. Requires an active Quartus II subscription.

規格書:

SWR-QII-SEPARATION 規格書 (PDF)

更多資訊

瞭解更多關於Altera SWR-QII-SEPARATION的資訊

供貨情況

庫存：: 軟體許可密鑰將透過電郵交付。

輸入數量：

最少： 1 多個： 1

單價:

HK$-.--

總價:

HK$-.--

估計關稅:

此產品免費航運

Pricing (HKD)

數量	單價	總價
	HK$41,100.00	HK$41,100.00

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

商品屬性	屬性值	選擇屬性
製造商:	Altera
產品類型:	開發軟體
RoHS:
產品:	Software
用於:	Quartus II
品牌:	Altera
描述/功能:	Design separation renewal
產品類型:	Development Software
系列:	Quartus
原廠包裝數量:	1
子類別:	Embedded Solutions
公司名稱:	Quartus

找到產品:

若要顯示類似商品，請選取至少一個核選方塊

至少選中以上一個核取方塊以顯示在此類別中類似的產品。

所選屬性: 0

篩選文檔:

規格書

SWR-QII-SEPARATION 規格書 (PDF)

CNHTS:: 8523499000
USHTS:: 8523494000
TARIC:: 8523499000
MXHTS:: 85234999
ECCN:: EAR99

SoC FPGA Family

Altera SoC FPGAs integrate an Arm-based hard processor system (HPS) consisting of processors, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone. The devices combine the performance and power savings of hard intellectual property (IP) with the flexibility of programmable logic. These user-customizable Arm-based SoC FPGAs are ideal for reducing system power, cost, and board size by integrating discrete processors and digital signal processing (DSP) functions into a single FPGA. They differentiate the end product with custom hardware and software and add support for virtually any interface standard or protocol in the FPGA.

Quartus® Prime Design Software

Altera Quartus^® Prime Design Software delivers improvements across the three key areas designers care about most performance, productivity, and usability. It supports the latest Agilex™ 7 and Agilex 5 FPGA and SoC families, ensuring a seamless development experience for cutting-edge applications. Coming in an upcoming release, support for the new Agilex 3 FPGAs and SoCs family and new MAX 10 FPGA package options that squeeze 485 I/Os into a 19 x 19mm² sized package. Fast compile times allow designers to accelerate FPGA development, with larger designs benefiting from even greater reductions. Enhanced compiler optimizations also significantly reduce peak virtual memory requirements, ensuring most FPGA designs compile within 64GB of memory.