

FEATURES

- High small signal gain: 16.0 dB
- High PAE: 55% typical
- Instantaneous bandwidth: 0.01 GHz to 2.8 GHz
- Supply voltage: $V_{DD} = 28$ V at 100 mA
- Internal prematching
- Simple and compact external tuning for optimal performance
- 32-lead, 5 mm × 5 mm, LFCSP package

APPLICATIONS

- Extended battery operation for public mobile radios
- Power amplifier stage for wireless infrastructures
- Test and measurement equipment
- Commercial and military radars
- General-purpose transmitter amplification

GENERAL DESCRIPTION

The [HMC8500](#) is a gallium nitride (GaN), broadband power amplifier delivering >10 W with up to 55% power added efficiency (PAE) across an instantaneous bandwidth of 0.01 GHz to 2.8 GHz, and with a ±1.0 dB typical gain flatness.

The [HMC8500](#) is ideal for pulsed or continuous wave (CW) applications, such as wireless infrastructure, radars, public mobile radios, and general-purpose amplification.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

14694-001

The [HMC8500](#) amplifier is externally tuned using low cost, surface-mount components and is available in a compact LFCSP package.

Note that throughout this data sheet, multifunction pins, such as RFIN/V_{GG}, are referred to either by the entire pin name or by a single function of the pin, for example, RFIN, when only that function is relevant.

TABLE OF CONTENTS

Features	1	ESD Caution.....	5
Applications.....	1	Pin Configuration and Function Descriptions.....	6
Functional Block Diagram	1	Interface Schematics	6
General Description	1	Typical Performance Characteristics	7
Revision History	2	Theory of Operation	13
Specifications.....	3	Applications Information	14
Electrical Specifications.....	3	Evaluation Board	15
Total Supply Current by V _{DD}	4	Outline Dimensions.....	16
Absolute Maximum Ratings.....	5	Ordering Guide	16
Thermal Resistance	5		

REVISION HISTORY

8/2018—Rev. 0 to Rev. A

Changed CG-32-1 to CG-32-2	Throughout
Changes to Figure 5.....	7
Updated Outline Dimensions	16
Changes to the Ordering Guide.....	16

1/2017—Revision 0: Initial Version

SPECIFICATIONS**ELECTRICAL SPECIFICATIONS**

$T_A = 25^\circ\text{C}$, $V_{DD} = 28 \text{ V}$, $I_{DD} = 100 \text{ mA}$, frequency range = 0.01 GHz to 0.8 GHz.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE		0.01	0.8		GHz	
GAIN		18.0	20.0	± 1.5	dB	
Small Signal Gain					dB	
Gain Flatness					dB	
RETURN LOSS		7			dB	
Input		7			dB	
Output					dB	
POWER		40			dBm	
Output Power at 30 dBm Input Power	P_{OUT}	40			dBm	
Power Added Efficiency	PAE	55			%	
OUTPUT THIRD-ORDER INTERCEPT	IP3	48			dBm	Measurement taken at $P_{OUT}/\text{tone} = 30 \text{ dBm}$
NOISE FIGURE	NF	5			dB	
TOTAL SUPPLY CURRENT	I_{DD}	100			mA	Adjust the gate bias control voltage (V_{GG}) between -8 V and 0 V to achieve $I_{DD} = 100 \text{ mA}$ typical

$T_A = 25^\circ\text{C}$, $V_{DD} = 28 \text{ V}$, $I_{DD} = 100 \text{ mA}$, frequency range = 0.8 GHz to 1.5 GHz.

Table 2.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE		0.8	1.5		GHz	
GAIN		14.0	16.0		dB	
Small Signal Gain					dB	
Gain Flatness					dB	
RETURN LOSS		8			dB	
Input		8			dB	
Output					dB	
POWER		40			dBm	
Output Power at 30 dBm Input Power	P_{OUT}	40			dBm	
Power Added Efficiency	PAE	55			%	
OUTPUT THIRD-ORDER INTERCEPT	IP3	50			dBm	Measurement taken at $P_{OUT}/\text{tone} = 30 \text{ dBm}$
NOISE FIGURE	NF	4.5			dB	
TOTAL SUPPLY CURRENT	I_{DD}	100			mA	Adjust the gate bias control voltage (V_{GG}) between -8 V and 0 V to achieve $I_{DD} = 100 \text{ mA}$ typical

$T_A = 25^\circ\text{C}$, $V_{DD} = 28\text{ V}$, $I_{DD} = 100\text{ mA}$, frequency range = 1.5 GHz to 2.8 GHz.

Table 3.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE		1.5		2.8	GHz	
GAIN						
Small Signal Gain		12.0	15.0		dB	
Gain Flatness			± 0.75		dB	
RETURN LOSS						
Input			10		dB	
Output			10		dB	
POWER						
Output Power at 30 dBm Input Power	P_{OUT}		40		dBm	
Power Added Efficiency	PAE		60		%	
OUTPUT THIRD-ORDER INTERCEPT	IP3		47		dBm	Measurement taken at $P_{out}/tone = 30\text{ dBm}$
NOISE FIGURE	NF		4.5		dB	
TOTAL SUPPLY CURRENT	I_{DD}		100		mA	Adjust the gate bias control voltage (V_{GG}) between -8 V and 0 V to achieve $I_{DD} = 100\text{ mA}$ typical

TOTAL SUPPLY CURRENT BY V_{DD}

Table 4.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT	I_{DD}					Adjust the gate bias control voltage (V_{GG}) between -8 V and 0 V to achieve $I_{DD} = 100\text{ mA}$ typical
$V_{DD} = 24\text{ V}$			100		mA	
$V_{DD} = 28\text{ V}$			100		mA	
$V_{DD} = 32\text{ V}$			100		mA	

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter ¹	Rating
Drain Bias Voltage (V_{DD})	35 V dc
Gate Bias Voltage (V_{GG})	–8 V to 0 V dc
Radio Frequency (RF) Input Power (RFIN)	33 dBm
Maximum Voltage Standing Wave Ratio (VSWR) ²	6:1
Channel Temperature	225°C
Maximum Peak Reflow Temperature (MSL3) ³	260°C
Continuous Power Dissipation, P_{DISS} ($T_A = 85^\circ\text{C}$, Derate 108.6 mW/°C Above 85°C)	12.5 W
Storage Temperature Range	–40°C to +125°C
Operating Temperature Range	–40°C to +85°C
ESD Sensitivity (Human Body Model)	Class 1B, passed 500 V

¹ When referring to a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the Absolute Maximum Rating is listed. For full pin names of multifunction pins, refer to the Pin Configuration and Function Descriptions section.

² Restricted by maximum power dissipation.

³ See the Ordering Guide for additional information.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JC} is the junction to case thermal resistance.

Table 6. Thermal Resistance

Package Type	θ_{JC}	Unit
CG-32-2 ¹	9.2	°C/W


¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with 36 thermal vias. See JEDEC JESD51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. NO INTERNAL CONNECTION. THESE PINS ARE NOT CONNECTED INTERNALLY. HOWEVER, ALL DATA WAS MEASURED WITH THESE PINS CONNECTED TO RF/DC GROUND EXTERNALLY.
2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO RF/DC GROUND.

14694-002

Figure 2. Pin Configuration


Table 7. Pad Function Descriptions

Pin No.	Mnemonic	Description
1, 8, 9, 16, 17, 24, 25, 32	GND	Ground. These pins must be connected to RF/dc ground. See Figure 3 for the GND interface schematic.
2, 3, 6, 7, 10 to 15, 18, 19, 22, 23, 26 to 31	NIC	No Internal Connection. These pins are not connected internally. However, all data was measured with these pins connected to RF/dc ground externally.
4, 5	RFIN/V _{GG}	RF Input/Gate Bias Control Voltage. This pin is a multifunction pin. The RFIN/V _{GG} pin is dc-coupled with internal prematching and requires external matching to 50 Ω, as shown in Figure 41. See Figure 4 for the RFIN/V _{GG} interface schematic.
20, 21	RFOUT/V _{DD}	RF Output/Drain Bias Voltage. This is a multifunction pin. The RFOUT/V _{DD} pin is dc-coupled and requires external matching to 50 Ω, as shown in Figure 41. See Figure 4 for the RFOUT/V _{DD} interface schematic.
	EPAD	Exposed Pad. The exposed pad must be connected to RF/dc ground.

INTERFACE SCHEMATICS



Figure 3. GND Interface Schematic

Figure 4. RFIN/V_{GG} and RFOUT/V_{DD} Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Gain and Return Loss vs. Frequency

14694-005




Figure 8. Gain vs. Frequency at Various Temperatures

14694-008




Figure 6. Input Return Loss vs. Frequency at Various Temperatures

14694-006




Figure 9. Output Return Loss vs. Frequency at Various Temperatures

14694-009




Figure 7. Gain vs. Frequency at Various Supply Voltages

14694-007




Figure 10. Gain vs. Frequency at Various Supply Currents

14694-010




Figure 11. Output Power for 4 dB Compression (P4dB) vs. Frequency at Various Supply Voltages




Figure 14. Output Power for 4 dB Compression (P4dB) vs. Frequency at Various Supply Currents




Figure 12. Output Power for 4 dB Compression (P4dB) vs. Frequency at Various Temperatures




Figure 15. Output Third-Order Intercept (IP3) vs. Frequency at Various Temperatures, $P_{\text{out}}/\text{Tone} = 30 \text{ dBm}$




Figure 13. Output Third-Order Intercept (IP3) vs. Frequency at Various Supply Voltages, $P_{\text{out}}/\text{Tone} = 30 \text{ dBm}$












Figure 16. Output Third-Order Intercept (IP3) vs. Frequency at Various Supply Currents, $P_{\text{out}}/\text{Tone} = 30 \text{ dBm}$







14694-023




14694-026




14694-024



14694-027



14694-025



14694-028




Figure 29. Second Harmonic vs. Frequency at Various Temperatures




Figure 32. Second Harmonic vs. Frequency at Various Supply Voltages




Figure 30. Second Harmonic vs. Frequency at Various Input Power Levels




Figure 33. Output Power vs. Frequency at Various Supply Voltages at 28 dBm Input Power




Figure 31. Output Power vs. Frequency at Various Supply Voltages at 30 dBm Input Power







Figure 34. Output Power vs. Frequency at Various Supply Currents at 28 dBm Input Power




14694-035




14694-038




14694-036



14694-039



14694-037



14694-040

THEORY OF OPERATION

The HMC8500 is a >10 W, gallium nitride (GaN), power amplifier that consists of a single gain stage that effectively operates like a single field effect transistor (FET). The device is internally prematched so that simple, external matching networks at the RF input and RF output ports optimize the performance across

the entire operating frequency range. The recommended dc bias conditions place the device in deep Class AB operation, resulting in high saturated output power (41 dBm typical) at improved levels of power efficiency (55% typical).

APPLICATIONS INFORMATION

The drain bias voltage is applied through the RFOUT/V_{DD} pin, and the gate bias voltage is applied through the RFIN/V_{GG} pin. For operation of a single application circuit across the entire frequency range, it is recommended to use the external matching components specified in the typical application circuit (L1, C1, C8, C11, and R2) shown in Figure 41. If operation is only required across a narrower frequency range, performance can be optimized additionally through the implementation of alternate matching networks. Capacitive bypassing of V_{DD} and V_{GG} is recommended.

The recommended power-up bias sequence follows:

1. Connect the power supply ground to circuit ground.
2. Set V_{GG} to -8 V to pinch off the drain current.
3. Set V_{DD} to 28 V (drain current is pinched off).
4. Adjust V_{GG} more positive (approximately -2.5 V to -3.0 V) until a quiescent of I_{DD} = 100 mA is obtained.
5. Apply the RF signal.

The recommended power-down bias sequence follows:

1. Turn off the RF signal.
2. Set V_{GG} to -8 V to pinch off the drain current.
3. Set V_{DD} to 0 V.
4. Set V_{GG} to 0 V.

All measurements for this device were taken using the typical application circuit, configured as shown in the assembly diagram (see Figure 41). The bias conditions shown in the electrical specifications table (see Table 1 to Table 3) are the operating points recommended to optimize the overall performance. Unless otherwise noted, the data shown was taken using the recommended bias conditions. Operation of the HMC8500 under other bias conditions may provide performance that differs from that shown in the Typical Performance Characteristics section.

The evaluation PCB provides the HMC8500 in its typical application circuit, allowing easy operation using standard dc power supplies and $50\ \Omega$ RF test equipment.




Figure 41. Typical Application Circuit

EVALUATION BOARD

The HMC8500 evaluation board is a 2-layer board fabricated using Rogers 4350 and using best practices for high frequency RF design. The RF input and RF output traces have a $50\ \Omega$ characteristic impedance. The board is attached to a heat sink using an electrically and thermally conductive epoxy providing a low thermal and low dc resistance path. Components are mounted using SN63 solder allowing rework of the surface-mount components without compromising the circuit board to heat sink attachment.

The evaluation board and populated components are designed to operate over the ambient temperature range of -40°C to $+85^{\circ}\text{C}$. During operation, attach the evaluation board to a temperature controlled plate to control the temperature of the HMC8500 during operation. For the proper bias sequence, see the Applications Information section.

A fully populated and tested evaluation board, shown in Figure 42, is available from Analog Devices, Inc., upon request.




Figure 42. Evaluation PCB

Table 8. Bill of Materials for Evaluation PCB EV1HMC8500LP5D

Item	Description	Manufacturer/Part Number
J2, J3	K connector	SRI/25-146-1000-92
J1	Preform surface terminal strip	SAMTEC/TSM-113-01-L-DV
J4	Surface-mount jumper	Components corporation/SJ-1206-01-T
C1	0.8 pF capacitor, 0402 package	Murata/GRM1555C1HR80BA01D
C2, C3, C4, C5	2.2 nF capacitors, 0603 package	TDK/C1608C0G1H222J
C6, C7, C9, C10	10 μF capacitors, 1210-2 package	TDK/ C3225X7S1H106K250AB
C8	2 pF capacitor, 0603 package	Murata/GQM1875C2E2R0BB12
C11	10 pF capacitor, 0402 package	Phycomp (Yageo)/CC0402JRN09BN100
L1	1.2 nH inductor, 0402 package	Panasonic/ ELJ-RF1N2DF
L2	910 nH inductor, 1008CS package	Coilcraft/1008CS-911XGLB
L4	3.6 nH inductor, 0603 package	Coilcraft/0603CS-3N6XGLU
R1	25 Ω high precision resistor, 0603 package	Vishay/P0603E25R0BNT
R2	10 Ω resistor, 0402 package	Panasonic/ERJ-2RKF10R0X
Heat sink	Used for thermal transfer from the HMC8500 amplifier	Not applicable
U1	Amplifier	Analog Devices/HMC8500
PCB	EV1HMC8500LP5D Circuit board material: Rogers 4350	Analog Devices/EV1HMC8500LP5D

OUTLINE DIMENSIONS




Figure 43. 32-Lead Lead Frame Chip Scale Package, Premolded Cavity [LFCSP_CAV]
 5 mm x 5 mm Body and 1.25 mm Package Height
 (CG-32-2)
 Dimensions shown in millimeters

08-15-2018-A

ORDERING GUIDE

Model ^{1,2}	Temperature	MSL Rating ³	Description ⁴	Package Option
HMC8500LP5DE	-40°C to +85°C	MSL3	32-Lead LFCSP_CAV	CG-32-2
HMC8500LP5DETR	-40°C to +85°C	MSL3	32-Lead LFCSP_CAV	CG-32-2
EV1HMC8500LP5D			Evaluation PCB	

¹ The HMC8500LP5DE and the HMC8500LP5DETR are LFCSP premolded copper alloy lead frame and RoHS compliant.

² When ordering the evaluation board only, reference the model number, EV1HMC8500LP5D.

³ See the Absolute Maximum Ratings section for additional information.

⁴ The lead finish of the HMC8500LP5DE and the HMC8500LP5DETR is nickel palladium gold (NiPdAu).

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[HMC8500LP5DETR](#) [HMC8500LP5DE](#) [HMC8500PM5E](#) [HMC8500PM5ETR](#)